RT8298

## 6A, 24V, 600kHz Step-Down Converter with Synchronous Gate Driver

## General Description

The RT8298 is a synchronous step-down DC/DC converter with an integrated high side internal power MOSFET and a gate driver for a low side external power MOSFET. It can deliver up to 6 A output current from a 4.5 V to 24 V input supply. The RT8298's current mode architecture allows the transient response to be optimized over a wider input voltage and load range. Cycle-by-cycle current limit provides protection against shorted outputs and soft-start eliminates input current surge during start-up. The RT8298 is synchronizable to an external clock with frequency ranging from 300 kHz to 1.5 MHz .

The RT8298 is available in WDFN-14L $4 \times 3$ and SOP-8 (Exposed Pad) packages.

## Applications

- Point of Load Regulator in Distributed Power System
- Digital Set top Boxes
- Personal Digital Recorders
- Broadband Communications
- Flat Panel TVs and Monitors


## Features

- 4.5 V to 24 V Input Voltage Range
- 6A Output Current
- 45m $\Omega$ Internal High Side N-MOSFET
- Current Mode Control
- 600kHz Switching Frequency
- Adjustable Output from 0.8 V to 15 V
- Up to 95\% Efficiency
- Internal Compensation
- Stable with Ceramic Capacitors
- Synchronous External Clock : 300kHz to 1.5MHz
- Cycle-by-Cycle Current Limit
- Input Under Voltage Lockout
- Output Under Voltage Protection
- Power Good Indicator
- Thermal Shutdown Protection
- RoHS Compliant and Halogen Free


## Simplified Application Circuit



## Ordering Information

RT8298■口
-Package Type
QW : WDFN-14L 4x3 (W-Type)
SP : SOP-8 (Exposed Pad-Option 2)
_Lead Plating System
Z : ECO (Ecological Element with Halogen Free and Pb free)

Note :
Richtek products are

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb -free soldering processes.


## Marking Information

RT8298ZQW

|  |
| ---: |
| 04 YM |
| DNN |$\quad$| YMDNN : Date Code |
| :--- |

## RT8298ZSP

RT8298
ZSPYMDNN

RT8298ZSP : Product Number YMDNN : Date Code

## Pin Configurations

(TOP VIEW)



SOP-8 (Exposed Pad)

Functional Pin Description

| Pin No. |  | Pin Name | Pin Function |
| :---: | :---: | :---: | :---: |
| WDFN-14L 4x3 | SOP-8 (Exposed Pad) |  |  |
| 1 | 6 | FB | Feedback Input. This pin is connected to the converter output. It is used to set the output of the converter to regulate to the desired value via an external resistive divider. The feedback reference voltage is 0.808 V typically. |
| 2 | -- | PGOOD | Power Good Indicator with Open Drain. (for RT8298ZQW only) A $100 \mathrm{k} \Omega$ pull-high resistor is needed. The output of this pin is pulled to low when the FB is lower than 0.75 V ; otherwise it is high impedance. |
| 3 | 7 | EN/SYNC | Enable or External Frequency Synchronization Input. A logic-high ( $2 \mathrm{~V}<\mathrm{EN}<5.5 \mathrm{~V}$ ) enables the converter; a logic-low forces the IC into shutdown mode reducing the supply current to less than $3 \mu \mathrm{~A}$. For external frequency synchronization operation, the available frequency range is from 300 kHz to 1.5 MHz . |
| 4, 5, 6 | 8 | VIN | Power Input. The available input voltage range is from 4.5 V to 24 V . A $22 \mu \mathrm{~F}$ or larger input capacitor is needed to reduce voltage spikes at the input. |
| 7 | -- | NC | No Internal Connection. |
| 8, 9, 10 | 1 | SW | Switching Node. Output of the internal high side MOSFET. Connect this pin to external low-side N-MOSFET, inductor and bootstrap capacitor. |
| 11 | 2 | BOOT | Bootstrap for High side Gate Driver. Connect a $1 \mu \mathrm{~F}$ ceramic capacitor between the BOOT pin and SW pin. |
| 12 | 3 | VCC | BG Driver Bias Supply. Decouple with a $1 \mu F$ X5R/X7R ceramic capacitor between the VCC pin and GND. |
| 13 | 4 | BG | Gate Driver Output. Connect this pin to the gate of the external low-side N-MOSFET. |
| 14, 15 (Exposed Pad) | 5, 9 (Exposed Pad) | GND | Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum thermal dissipation. |

## Function Block Diagram



## Operation

The RT8298 is a synchronous high voltage Buck Converter that can support the input voltage range from 4.5 V to 24 V and the output current can be up to 6A. The RT8298 uses a constant frequency, current mode architecture. In normal operation, the high side N-MOSFET is turned on when the Switch Controller is set by the oscillator (OSC) and is turned off when the current comparator resets the Switch Controller. While the N-MOSFET is turned off, the external low side N-MOSFET is turned on by BG Driver with 5 V driving voltage from Internal Regulator ( $\mathrm{V}_{\mathrm{Cc}}$ ) until next cycle begins.

High side MOSFET peak current is measured by internal $\mathrm{R}_{\text {SENSE }}$. The Current Signal is where Slope Compensator works together with sensing voltage of RSENSE. The error amplifier EA adjusts COMP voltage by comparing the feedback signal ( $\mathrm{V}_{\mathrm{FB}}$ ) from the output voltage with the internal 0.808 V reference. When the load current increases, it causes a drop in the feedback voltage relative to the reference, the COMP voltage then rises to allow higher inductor current to match the load current.

UV Comparator : If the feedback voltage ( $\mathrm{V}_{\mathrm{FB}}$ ) is lower than threshold voltage 0.4 V , the UV Comparator's output will go high and the Switch Controller will turn off the high
side MOSFET. The output under voltage protection is designed to operate in Hiccup mode.

Oscillator (OSC) : The internal oscillator runs at nominal frequency 600 kHz and can be synchronized by an external clock in the range between 300 kHz and 1.5 MHz from EN/ SYNC pin.

PGOOD Comparator: This function is available for RT8298ZQW only. When the feedback voltage $\left(\mathrm{V}_{\mathrm{FB}}\right)$ is higher than threshold voltage 0.75 V , the PGOOD open drain output will be high impedance.

Enable Comparator : Internal $5 \mathrm{k} \Omega$ resistor and Zener diode are used to clamp the input signal to 3 V . A 1.7 V reference voltage is for EN logic-high threshold voltage. The EN pin can be connected to VIN through a $100 \mathrm{k} \Omega$ resistor for automatic startup.

Foldback Control : When $\mathrm{V}_{\mathrm{FB}}$ is lower than 0.7 V , the oscillation frequency will be proportional to the feedback voltage.

Soft-Start (SS) : An internal current source (6nA) charges an internal capacitor (15pF) to build the soft-start ramp voltage ( $\mathrm{V}_{\mathrm{SS}}$ ). The $\mathrm{V}_{\mathrm{FB}}$ voltage will track the internal ramp voltage during soft-start interval. The typical soft-start time is 2 ms .
Absolute Maximum Ratings (Note 1)

- Supply Input Voltage, VIN ..... -0.3 V to 26 V
- Switching Voltage, SW -0.3 V to $\left(\mathrm{V}_{\mathrm{IN}}+0.3 \mathrm{~V}\right)$
- BOOT to SW ..... -0.3 V to 6 V
- All Other Voltage ..... -0.3 V to 6 V- Power Dissipation, $\mathrm{P}_{\mathrm{D}} @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$WDFN-14L 4x31.667W
SOP-8 (Exposed Pad) ..... 1.333W
- Package Thermal Resistance (Note 2)WDFN-14L 4x3, $\theta_{\mathrm{JA}}$$60^{\circ} \mathrm{C} / \mathrm{W}$
WDFN-14L 4x3, $\theta_{\mathrm{Jc}}$ ..... $7.5^{\circ} \mathrm{C} / \mathrm{W}$
SOP-8 (Exposed Pad), $\theta_{\mathrm{JA}}$ ..... $75^{\circ} \mathrm{C} / \mathrm{W}$
SOP-8 (Exposed Pad), $\theta_{\mathrm{Jc}}$ ..... $15^{\circ} \mathrm{C} / \mathrm{W}$
- Lead Temperature (Soldering, 10 sec .) ..... $260^{\circ} \mathrm{C}$
- Junction Temperature ..... $150^{\circ} \mathrm{C}$
- Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$- ESD Susceptibility (Note 3)HBM (Human Body Mode)2kV
MM (Machine Mode) ..... 200V
Recommended Operating Conditions (Note 4)
- Supply Input Voltage, VIN ..... 4.5 V to 24 V


## Electrical Characteristics

( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified)

| Parameter |  | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown Supply Current |  |  | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ | -- | 1 | -- | $\mu \mathrm{A}$ |
| Supply Current |  |  | $\mathrm{V}_{\mathrm{EN}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=1 \mathrm{~V}$ | -- | 0.9 | -- | mA |
| Feedback Reference Voltage |  | VREF | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 24 \mathrm{~V}$ | 0.796 | 0.808 | 0.82 | V |
| Feedback Current |  | $\mathrm{I}_{\text {FB }}$ | $V_{F B}=0.8 \mathrm{~V}$ | -- | 10 | -- | nA |
| High-Side Switch On Resistance |  | R DS(ON) |  | -- | 45 | -- | $\mathrm{m} \Omega$ |
| High-Side Switch Current Limit |  |  | BOOT - SW $=4.8 \mathrm{~V}$ | -- | 10 | -- | A |
| Oscillation Frequency |  | $\mathrm{f}_{\mathrm{OSC}}$ |  | -- | 600 | -- | kHz |
| Short Circuit Oscillation Frequency |  | fosc2 | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ | -- | 190 | -- | kHz |
| Maximum Duty Cycle |  | D MAX | $\mathrm{V}_{\mathrm{FB}}=0.6 \mathrm{~V}$ | -- | 90 | -- | \% |
| Minimum On-Time |  | ton | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ | -- | 100 | -- | ns |
| Input Under Voltage Lockout Threshold |  | Vuvio |  | 4 | 4.2 | 4.4 | V |
| Input Under Voltage Lockout Threshold Hysteresis |  | $\Delta \mathrm{V}_{\text {UVLO }}$ |  | -- | 400 | -- | mV |
| EN Threshold Voltage | Logic-High | VIH |  | 2 | -- | 5.5 | V |
|  | Logic-Low | $V_{\text {IL }}$ |  | -- | -- | 0.4 |  |


| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Sync Frequency Range | $\mathrm{f}_{\text {Sync }}$ |  | 0.3 | -- | 1.5 | MHz |
| EN Turn-Off Delay | tofF |  | -- | 10 | -- | $\mu \mathrm{s}$ |
| EN Pull Low Current |  | $\mathrm{V}_{\mathrm{EN}}=2 \mathrm{~V}$ | -- | 1 | -- | $\mu \mathrm{A}$ |
| Thermal Shutdown | TSD |  | -- | 150 | -- | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis | $\Delta \mathrm{T}_{\text {SD }}$ |  | -- | 20 | -- | ${ }^{\circ} \mathrm{C}$ |
| Power Good Threshold Rising |  |  | -- | 0.75 | -- | V |
| Power Good Threshold Hysteresis |  |  | -- | 40 | -- | mV |
| Power Good Pin Level |  | PGOOD Sink 10mA | -- | -- | 0.125 | V |
| BG Driver Bias Supply Voltage | V $_{\text {CC }}$ |  | 4.5 | 5 | -- | V |
| Gate Driver Sink Impedance | RSink |  | -- | 0.9 | -- | $\Omega$ |
| Gate Driver Source Impedance | RSource |  | -- | 3.3 | -- | $\Omega$ |

Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
Note 2. $\theta_{\mathrm{JA}}$ is measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. $\theta_{\mathrm{Jc}}$ is measured at the exposed pad of the package.

Note 3. Devices are ESD sensitive. Handling precaution is recommended.
Note 4. The device is not guaranteed to function outside its operating conditions.

## Typical Application Circuit

## For WDFN-14L 4x3 Package



## For SOP-8 (Exposed Pad) Package



Table 1. Recommended Component Selection

| $\mathrm{V}_{\text {OUT }}(\mathrm{V})$ | R1 (k) | R2 (k) | $L(\mu \mathrm{H})$ | Cout ( $\mu \mathrm{F}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| 1.2 | 62 | 127 | 1.5 | $22 \mu \mathrm{~F} \times 3$ |
| 1.8 | 62 | 50.5 | 1.5 | $22 \mu \mathrm{~F} \times 3$ |
| 2.5 | 62 | 30 | 2.2 | $22 \mu \mathrm{~F} \times 3$ |
| 3.3 | 62 | 20 | 2.2 | $22 \mu \mathrm{~F} \times 3$ |
| 5 | 93 | 18 | 2.8 | $22 \mu \mathrm{~F} \times 3$ |
| 8 | 120 | 13.5 | 3.6 | $22 \mu \mathrm{~F} \times 3$ |

Typical Operating Characteristics


Current Limit vs. Temperature


## Load Transient Response



Output Ripple Voltage


Load Transient Response


Output Ripple Voltage


Power On from VIN




Power On from EN


External SYNC


## Application Information

## Output Voltage Setting

The resistive divider allows the FB pin to sense the output voltage as shown in Figure 1.


Figure 1. Output Voltage Setting
The output voltage is set by an external resistive voltage divider according to the following equation :
$V_{\text {OUT }}=V_{\text {REF }}\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)$
Where $\mathrm{V}_{\mathrm{REF}}$ is the feedback reference voltage $(0.808 \mathrm{~V}$ typ.).

## External Bootstrap Diode

Connect a $1 \mu \mathrm{~F}$ low ESR ceramic capacitor between the BOOT pin and SW pin. This capacitor provides the gate driver voltage for the high side MOSFET.

It is recommended to add an external bootstrap diode between an external 5 V and BOOT pin for efficiency improvement when input voltage is lower than 5.5 V or duty ratio is higher than 65\%. The bootstrap diode can be a low cost one such as IN4148 or BAT54. The external 5V can be a 5 V fixed input from system or a 5 V output of the RT8298. Note that the external boot voltage must be lower than 5.5 V .


Figure 2. External Bootstrap Diode

## Chip Enable Operation

The EN pin is the chip enable input. Pulling the EN pin low ( $<0.4 \mathrm{~V}$ ) will shutdown the device. During shutdown mode, the RT8298 quiescent current drops to lower than $3 \mu \mathrm{~A}$. Driving the EN pin high ( $2 \mathrm{~V}<\mathrm{EN}<5.5 \mathrm{~V}$ ) will turn on
the device again. For external timing control, the EN pin can also be externally pulled high by adding a $\mathrm{R}_{\text {EN }}$ resistor and $\mathrm{C}_{\text {EN }}$ capacitor from the VIN pin (see Figure 3).


Figure 3. Enable Timing Control
An external MOSFET can be added to implement digital control on the EN pin, as shown in Figure 4. In this case, a $100 \mathrm{k} \Omega$ pull-up resistor, $R_{E N}$, is connected between $V_{\text {IN }}$ pin and the EN pin. MOSFET Q2 will be under logic control to pull down the EN pin.


Figure 4. Digital Enable Control Circuit
The chip starts to operate when $\mathrm{V}_{\mathrm{IN}}$ rises to 4.2 V (UVLO threshold). During the $\mathrm{V}_{\mathrm{IN}}$ rising period, if an 8 V output voltage is set, $\mathrm{V}_{\text {IN }}$ is lower than the $\mathrm{V}_{\text {Out }}$ target value and it may cause the chip to shut down. To prevent this situation, a resistive voltage divider can be placed between the input voltage and ground and connected to the EN pin to adjust enable threshold, as shown in Figure 5. For example, the setting $\mathrm{V}_{\text {OUT }}$ is 8 V and $\mathrm{V}_{\mathrm{IN}}$ is from 0 V to 12 V , when $\mathrm{V}_{\mathbb{I N}}$ is higher than 10 V , the chip is triggered to enable the converter. Assume $\mathrm{R}_{\mathrm{EN} 1}=50 \mathrm{k} \Omega$. Then,
$R_{E N 2}=\frac{\left(R_{E N 1} \times V_{E N \_T}\right)}{\left(V_{I N \_S}-V_{E N \_T}\right)}$
where $\mathrm{V}_{\mathrm{EN} \_\mathrm{T}}$ is the enable comparator's logic-high reference threshold voltage $(1.7 \mathrm{~V})$ and $\mathrm{V}_{\text {IN_s }}$ is the target turn on input voltage (10V in this example). According to the equation, the suggested resistor $\mathrm{R}_{\mathrm{EN} 2}$ is $10.2 \mathrm{k} \Omega$.


Figure 5. Resistor Divider for Lockout Threshold Setting

## Soft-Start

The RT8298 provides soft-start function. The soft-start function is used to prevent large inrush current while converter is being powered-up. An internal current source ( 6 nA ) charges an internal capacitor ( 15 pF ) to build a softstart ramp voltage. The $\mathrm{V}_{\mathrm{FB}}$ voltage will track the internal ramp voltage during soft-start interval. The typical softstart time is calculated as follows :
$\mathrm{t}_{\mathrm{SS}}=\frac{(0.808 \mathrm{~V} \times 15 \mathrm{pF})}{6 \mathrm{nA}}=2 \mathrm{~ms}$

## Operating Frequency and Synchronization

The internal oscillator runs at 600 kHz (typ.) when the EN/ SYNC pin is at logic-high level ( $>2 \mathrm{~V}$ ). If the EN pin is pulled to low-level for $10 \mu$ s above, the IC will shut down. The RT8298 can be synchronized with an external clock ranging from 300 kHz to 1.5 MHz applied to the EN/SYNC pin. The external clock duty cycle must be from $10 \%$ to 90\%.


Figure 6. Startup Sequence Using External Sync Clock

Figure 6 shows the synchronization operation in startup period. When the EN/SYNC is triggered by an external clock, the RT8298 enters soft-start phase and the output voltage starts to rise. When $\mathrm{V}_{\mathrm{FB}}$ is lower than 0.7 V , the oscillation frequency will be proportional to the feedback voltage. With higher $\mathrm{V}_{\mathrm{FB}}$, the switching frequency is relatively higher. After startup period about 3.5 ms , the IC operates with the same frequency as the external clock.

## Over Temperature Protection

The RT8298 features an Over Temperature Protection (OTP) circuitry to prevent from overheating due to excessive power dissipation. The OTP will shut down switching operation when junction temperature exceeds $150^{\circ} \mathrm{C}$. Once the junction temperature cools down by approximately $20^{\circ} \mathrm{C}$, the converter will resume operation. To maintain continuous operation, the maximum junction temperature should be lower than $125^{\circ} \mathrm{C}$.

## Under Voltage Protection

For the RT8298, it provides Hiccup Mode Under Voltage Protection (UVP). When the $\mathrm{V}_{\mathrm{FB}}$ voltage drops below 0.4 V , the UVP function will be triggered to shut down switching operation. If the UV condition remains for a period, the RT8298 will retry every 2 ms . When the UV condition is removed, the converter will resume operation. The UVP is disabled during soft-start period.

## Hiccup Mode



Figure 7. Hiccup Mode Under Voltage Protection

## Duty Cycle Limitation

The RT8298 has a maximum duty cycle $90 \%$. The minimum input voltage is determined by the maximum duty cycle and its minimum operating voltage 4.5 V . The voltage drops of high side MOSFET and low side MOSFET also must be considered for the minimum input voltage.

The minimum duty cycle can be calculated by the following equation :

Duty Cycle(min) $\left.=\mathrm{f}_{\mathrm{SW}} \times \mathrm{ton}_{(\mathrm{min}}\right)$
where fsw is the switching frequency, ton (min) is the minimum switch on time (100ns). This equation shows that the minimum duty cycle increases when the switching frequency is increased. Therefore, slower switching frequency is necessary to achieve high $\mathrm{V}_{\text {IN }} / \mathrm{V}_{\text {OUt }}$ ratio application.

## External N-MOSFET Selection

The RT8298 is designed to operate using an external low side N-MOSFET. Important parameters for the power MOSFETs are the breakdown voltage ( $\mathrm{B} V_{\text {DSS }}$ ), threshold voltage ( $\mathrm{V}_{\mathrm{GS}}$ _TH), on-resistance ( $\left.\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\right)$, total gate charge $(\mathrm{Qg})$ and maximum current ( $\left.\mathrm{I}_{\mathrm{D}(\mathrm{MAX})}\right)$. The gate driver voltage is from internal regulator $\left(5 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cc}}\right)$. Therefore logic level N-MOSFET must be used in the RT8298 application. The total gate charge (Qg) must be less than 50nC, lower Qg characteristics results in lower power losses. Drain-source on-resistance ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ ) should be as small as possible, less than $30 \mathrm{~m} \Omega$ is desirable. Lower $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ results in higher efficiency.

Table 2. External N-MOSFET Selection

| Part No. | Manufacture |
| :---: | :---: |
| Si7114 | Vishay |
| A04474 | ALPHA \& OMEGA |
| FDS6670AS | Fairchild |
| IRF7821 | International Rectifier |

## Inductor Selection

The inductor value and operating frequency determine the ripple current according to a specific input and output voltage. The ripple current $\Delta I_{\text {L }}$ increases with higher $\mathrm{V}_{\mathbb{I N}}$ and decreases with higher inductance.

$$
\Delta \mathrm{IL}=\left[\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{f} \times \mathrm{L}}\right] \times\left[1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right]
$$

Having a lower ripple current reduces not only the ESR losses in the output capacitors but also the output voltage ripple. High frequency with small ripple current can reduce voltage. For the highest efficiency operation, however, it requires a large inductor to achieve this goal.

For the ripple current selection, the value of $\Delta \mathrm{I}_{\mathrm{L}}=0.24$ ( $\mathrm{I}_{\mathrm{MAX}}$ ) will be a reasonable starting point. The largest ripple current occurs at the highest $\mathrm{V}_{\mathrm{IN}}$. To guarantee that the ripple current stays below the specified maximum, the inductor value should be chosen according to the following equation :
$L=\left[\frac{V_{\text {OUT }}}{f \times \Delta \operatorname{lL}(\mathrm{MAX})}\right] \times\left[1-\frac{V_{\text {OUT }}}{\operatorname{Vin(MAX)}}\right]$
The inductor's current rating (cause a $40^{\circ} \mathrm{C}$ temperature rising from $25^{\circ} \mathrm{C}$ ambient) should be greater than the maximum load current and its saturation current should be greater than the short circuit peak current limit. Please see Table 3 for the inductor selection reference.

Table 3. Suggested Inductors for Typical Application Circuit

| Component <br> Supplier | Series | Dimensions <br> $(\mathbf{m m})$ |
| :---: | :---: | :---: |
| Zenithtek | ZPWM | $10 \times 10 \times 4$ |
|  | $6 \times 6 \times 3$ |  |
| WE | 74477 | $10 \times 10 \times 4$ |
| TAIYOYUDEN | NR8040 | $8 \times 10 \times 4$ |

## $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{\text {OUt }}$ Selection

The input capacitance, $\mathrm{C}_{\mathrm{in}}$, is needed to filter the trapezoidal current at the source of the high side MOSFET. To prevent large ripple current, a low ESR input capacitor sized for the maximum RMS current should be used. The approximate RMS current equation is given :

$$
I_{\text {RMS }}=\operatorname{lout}(\mathrm{MAX}) \frac{\mathrm{V}_{\text {OUT }}}{\mathrm{VIN}^{\prime}} \sqrt{\frac{\mathrm{V}_{\text {IN }}}{\mathrm{VOUT}}-1}
$$

This formula has a maximum at $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {OUT }}$, where $I_{\text {RMS }}=I_{\text {OUt }} / 2$. This simple worst case condition is commonly used for design because even significant deviations do not offer much relief.

Choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design.

Table 4. Suggested Capacitors for $\mathrm{C}_{\mathrm{IN}}$ and Cout

| Location | Component Supplier | Part No. | Capacitance $(\mu \mathrm{F})$ | Case Size |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | MURATA | GRM31CR61E106K | 10 | 1206 |
| $\mathrm{C}_{\text {IN }}$ | TDK | C3225X5R1E106K | 10 | 1206 |
| $\mathrm{C}_{\text {IN }}$ | TAIYO YUDEN | TMK316BJ106ML | 10 | 1206 |
| C $_{\text {OUT }}$ | MURATA | GRM31CR60J476M | 47 | 1206 |
| $\mathrm{C}_{\text {OUT }}$ | TDK | C3225X5R0J476M | 47 | 1210 |
| $\mathrm{C}_{\text {OUT }}$ | MURATA | GRM32ER71C226M | 22 | 1210 |
| C $_{\text {OUT }}$ | TDK | C3225X5R1C22M | 22 | 1210 |

For the input capacitor, two $10 \mu \mathrm{~F}$ low ESR ceramic capacitors are recommended. For the recommended capacitor, please refer to Table 4 for more details.

The selection of Cout is determined by the required ESR to minimize voltage ripple.

Moreover, the amount of bulk capacitance is also a key for Cout selection to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response as described in a later section.

The output ripple, $\Delta \mathrm{V}_{\text {OUT }}$, is determined by :
$\Delta \mathrm{V}_{\text {OUT }} \leq \Delta \mathrm{I}_{\mathrm{L}}\left[\mathrm{ESR}+\frac{1}{8 \mathrm{CCOUT}}\right]$
The output ripple will be the highest at the maximum input voltage since $\Delta I_{\text {L }}$ increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirement.

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, $\mathrm{V}_{\mathrm{IN}}$. This ringing can couple to the output and be mistaken. A sudden inrush of current through the long wires can potentially cause a voltage spike at $\mathrm{V}_{\text {IN }}$ large enough to damage the part.

## Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step load change. When a step load occurs, Vout immediately shifts by an amount equal to $\Delta I_{\text {LOAD }} \times$ ESR also begins to charge or discharge Cout generating a feedback error signal for the regulator to return $V_{\text {out }}$ to its steady-state value. During this recovery time, Vout can be monitored for overshoot or ringing that would indicate a stability problem.

## Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :
$P_{D(\text { mAX })}=\left(T_{J(\operatorname{MAX})}-T_{A}\right) / \theta_{J A}$
where $T_{J(M A X)}$ is the maximum junction temperature, $T_{A}$ is the ambient temperature, and $\theta_{\mathrm{JA}}$ is the junction to ambient thermal resistance.

For recommended operating condition specifications of the RT8298, the maximum junction temperature is $125^{\circ} \mathrm{C}$. The junction to ambient thermal resistance, $\theta_{\mathrm{JA}}$, is layout dependent. For SOP-8 (Exposed Pad) package, the thermal resistance, $\theta_{\mathrm{JA}}$, is $75^{\circ} \mathrm{C} / \mathrm{W}$ on a standard JEDEC 51-7 four-layer thermal test board.

For WDFN-14L $4 \times 3$ package, the thermal resistance, $\theta_{\mathrm{JA}}$, is $60^{\circ} \mathrm{C} / \mathrm{W}$ on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ can be calculated by the following formulas :
$P_{D(M A X)}=\left(125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) /\left(75^{\circ} \mathrm{C} / \mathrm{W}\right)=1.333 \mathrm{~W}$ for SOP-8 (Exposed Pad) package
$P_{D(\operatorname{MAX})}=\left(125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) /\left(60^{\circ} \mathrm{C} / \mathrm{W}\right)=1.667 \mathrm{~W}$ for WDFN-14L $4 \times 3$ package

The maximum power dissipation depends on the operating ambient temperature for fixed $\mathrm{T}_{\mathrm{J} \text { (MAX) }}$ and thermal resistance, $\theta_{\mathrm{JA}}$. For the RT8298 package, the derating curves in Figure 8 allow the designer to see the effect of rising ambient temperature on the maximum power dissipation.


Figure 8. Derating Curves for RT8298 Package

## Layout Consideration

Follow the PCB layout guidelines for optimal performance of the RT8298.

- Keep the traces of the main current paths as short and wide as possible.
- Put the input capacitor as close as possible to the device pins (VIN and GND).
- SW node is with high frequency voltage swing and should be kept at small area. Keep analog components away from the SW node to prevent stray capacitive noise pick-up.
- Connect feedback network behind the output capacitors. Keep the loop area small. Place the feedback components near the RT8298.
- Connect all analog grounds to a common node and then connect the common node to the power ground behind the output capacitors.
- An example of PCB layout guide is shown in Figure 9 and Figure 10 for reference.


Figure 9. PCB Layout Guide for SOP-8 (Exposed Pad)


Figure 10. PCB Layout Guide for WDFN-14L $4 \times 3$

## Outline Dimension



| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |  |  |  |
| A | 0.700 | 0.800 | 0.028 | 0.031 |  |  |  |  |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 |  |  |  |  |
| A3 | 0.175 | 0.250 | 0.007 | 0.010 |  |  |  |  |
| b | 0.180 | 0.300 | 0.007 | 0.012 |  |  |  |  |
| D | 3.900 | 4.100 | 0.154 | 0.161 |  |  |  |  |
| D2 | 3.250 | 3.350 | 0.128 | 0.132 |  |  |  |  |
| E | 2.900 | 3.100 | 0.114 | 0.122 |  |  |  |  |
| E2 | 1.650 | 1.750 | 0.065 | 0.069 |  |  |  |  |
| e | 0.500 |  |  |  |  |  |  | 0.020 |
| L | 0.350 | 0.450 | 0.014 | 0.018 |  |  |  |  |

W-Type 14L DFN 4x3 Package


| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 4.801 | 5.004 | 0.189 | 0.197 |
| B | 3.810 | 4.000 | 0.150 | 0.157 |
| C | 1.346 | 1.753 | 0.053 | 0.069 |
| D | 0.330 | 0.510 | 0.013 | 0.020 |
| F | 1.194 | 1.346 | 0.047 | 0.053 |
| H | 0.170 | 0.254 | 0.007 | 0.010 |
| I | 0.000 | 0.152 | 0.000 | 0.006 |
| J | 5.791 | 6.200 | 0.228 | 0.244 |
| M |  | 0.406 | 1.270 | 0.016 |
| Option 1 | X | 2.000 | 2.300 | 0.079 |
|  | Y | 2.000 | 2.300 | 0.079 |
|  | Y | 2.100 | 2.500 | 0.083 |

8-Lead SOP (Exposed Pad) Plastic Package

## Richtek Technology Corporation

5F, No. 20, Taiyuen Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

